Application No. 10/618,237
Paper Dated: December 30, 2003
Attorney Docket No. 2879-030687

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

lication No.

10/618,237

**Applicant** 

Gang Zhang et al.

Filed

July 11, 2003

Title

ANALOG INTEGRATED CIRCUIT

LAYOUT DESIGN

Group Art Unit

2825

Examiner-

Not Yet Assigned\_

## **INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to the requirements of 37 C.F.R. §§1.56, 1.97 and 1.98, Applicants submit this Information Disclosure Statement together with completed Form(s) PTO/SB/08A and a copy of each reference listed thereon.

No fee is believed to be due for the filing of this Information Disclosure Statement as it is being submitted before a first Office Action on the Merits. Nevertheless, the Commissioner of Patents and Trademarks is hereby authorized to charge any additional fees which may be required to Deposit Account No. 23-0650. One (1) original and two (2) copies of

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria. VA 22313-1450 on December 30, 2003.

Deborah L. Medves

(Name of Person Mailing Papers)

gnature

Date

12/30/03

Page 1 of 2

Application No. 10/618,237 Paper Dated: December 30, 2003 Attorney Docket No. 2879-030687

this Information Disclosure Statement are enclosed.

Respectfully submitted,

WEBB ZIESENHEIM LOGSDON ORKIN & HANSON, P.C.

Bv

Randall A. Notzen (Registration No. 36,882 Attorney for Applicants

700 Koppers Building

436 Seventh Avenue

Pittsburgh, PA 15219-1818

Telephone: (412) 471-8815 Facsimile: (412) 471-4094

E-mail: webblaw@webblaw.com

Please type a plus sign (+) inside this box  $\rightarrow$  [+]

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

NFORMATION DISCLOSURE STATEMENT BY APPLICANT Complete if Known

Application Number 10/618,237

Filing Date July 11, 2003

First Named Inventor Gang Zhang et al.

Group Art Unit 2825

Examiner Name Not Yet Assigned

(use as many sheets as necessary)

Substitute for form 1449A/PTO

| Sheet  |  | 1  | of           | 3            | Attorney Docket Numb                                    | per                | 2879-030687                     |   |
|--|--|--|--------------|--------------|---|--------------------|---------------------------------|---|
|  |  |  |              |              | NT LITERATURE DO  |                    |                                 |   |
| Examiner<br>Initials*  | Cite<br>No.1   | number(s), publisher, cite and/or country where published. |              |              |   |                    | T <sup>2</sup>                  |   |
|  | 1 R. HARJANI, R.A. RUTENBAR and L.R. CARLEY, "OASYS: A Framework For Analog Circuit Synthesis", IEEE Transactions On Computer-Aided Design, Vol. 8, No. 12, pp. 1247-1266, (December 1989).  2 M.G.R. DEGRAUWE, O. NYS, E. DIJKSTRA, J. RIJMENANTS, S. BITZ, B.L.A.G. GOFFART, E.A. VITTOZ, S. CSERVENY, C. MEIXENBERGER, G. VAN DER STAPPEN, and H. J. OGUEY, "IDAC: An Interactive Design Tool For Analog CMOS Circuits", IEEE Journal Of Solid State Circuits, Vol. Sc-22, No. 6, pp. 1106-1116, (December 1987). |  |              |              |   |                    |                                 |   |
|  |  |  |              |              |   |                    |                                 | - |
|  | 3  |  |              |              | OPASYN: A Compiler For<br>gn, Vol. 9, No. 2, pp. 113-12 |                    |                                 |   |
|  | 4 E. OCHOTTA, L.R. CARLEY and R.A. RUTENBAR, "Analog Circuit Synthesis For Large, Realistic Cells: Designing A Pipelined A/D Converter With ASTRX/OBLX", in Proc., IEEE Custom Integrated Circuit Conference, pp. 365-368, (1994).   |  |              |              |   |                    |                                 |   |
| 5 R. PHELPS, M. KRASNICKI, R.A. RUTENBAR, L.R. CARLEY and J.R. HELLUMS, "A Case Stuc<br>Synthesis For Industrial-Scale Analog IP: Redesign Of The Equalizer/Filter Frontend For An A<br>CODEC", ACM/IEEE Design Automation Conference, pp. 1-6 (June 2000).  |  |  |              |              |   | `.                 |                                 |   |
| 6 G.G.E. GIELEN and R.A. RUTENBAR, "Computer-Aided Design Of Analog And Mixed-Signal Integrated Circuits", Proceedings Of The IEEE, Vol. 88, No.12, pp. 1825-1852 (December 2000).   |  |  |              |              |   |                    |                                 |   |
| 7 J. RIJMENANTS, J.B. LITSIOS, T.R. SCHWARZ and M.G.R. DEGRAUWE, "ILAC: An Autor Layout Tool For Analog CMOS Circuits", IEEE Journal Of Solid State Circuits, Vol. 24, No. 2, pp. 425, (April 1989).  8 E. FELT, E. MALAVASI, E. CHARBON, R. TOTARO and A. SANGIOVANNI-VINCENT "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993). |  |  |              |              |   |                    |                                 |   |
|  |  |  |              |              |   |                    |                                 |   |
|  | 9  | U. CHOUDH  | URY and A. S | ANGIOVANNI-V | ICENTELLI, "Constraint G<br>Conference, pp. 561-566, (. | Senerat<br>June 19 | ion For Routing Analog<br>990). |   |
| 10 E. CHARBON, E. MALAVASI, U. CHOUDHURY, A. CASOTTO and A. SANGIOVANNI-VICENTELLI, "A Constraint-Driven Placement Methodology For Analog Integrated Circuits", IEEE 1992 Custom Integrated Circuits Conference, pp. 28.2.1-28.2.4, (May 1992).  |  |  |              |              |   |                    |                                 |   |

| Examiner  | Date       |  |
|-----------|------------|--|
| Signature | Considered |  |

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>&</sup>lt;sup>1</sup>Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO Complete if Known CINFORMATION DISCLOSURE **Application Number** 10/618,237 ATEMENT BY APPLICANT Filing Date July 11, 2003 First Named Inventor Gang Zhang et al. (use as many sheets as necessary) Group Art Unit 2825 **Examiner Name** Not Yet Assigned Attorney Docket Number 2879-030687 2 3 of

|                       |              | OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS   |    |
|-----------------------|--------------|---|----|
| Examiner<br>Initials* | Cite<br>No.1 | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, cite and/or country where published. | T, |
|                       | 11           | E. CHARBON, E. MALAVASI, D. PANDINI and A. SANGIOVANNI-VINCENTELLI, "Imposing Tight Specifications On Analog IC's Through Simultaneous Placement And Module Optimization", IEEE 1994 Custom Integrated Circuits Conference, pp. 525-528, (May 1994).            |    |
|                       | 12           | E. CHARBON, G. HOLMLUND, A. SANGIOVANNI-VICENTELLI and B. DONECKER, "A Performance-Driven Router For RF And Microwave Analog Circuit Design", IEEE 1995 Custom Integrated Circuits Conference, pp. 383-386; (May 1995).   |    |
|                       | 13           | E. MALAVASI and A. SANGIOVANNI-VICENTELLI, "Area Routing For Analog Layout", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 12, No. 8, pp. 1186-1197, (August 1993).   |    |
|                       | 14           | E. MALAVASI and A. SANGIOVANNI-VICENTELLI, "Dynamic Bound Generation For Constraint-Driven Routing", IEEE 1995 Custom Integrated Circuits Conference, pp. 477-480, (May 1995).  |    |
|                       | 15           | P. VANCORENLAND, G. VAN DER PLAS, M. STEYAERT, G. GIELEN, and W. SANSEN, "A Layout-Aware Synthesis Methodology For RF Circuits", 2001 IEEE, pp. 358-362, (2001).  |    |
|                       | 16           | K. LAMPAERT, G. GIELEN and W. SANSEN, "Direct Performance-Driven Placement Of Mismatch-sensitive Analog Circuits", 32 <sup>nd</sup> ACM/IEEE Design Automation Conference, pp. 445-449, (June 1995).  |    |
|                       | 17           | B. ARSINTESCU, and R.H.J.M. OTTEN, "Constraints Space Management For The Layout Of Analog IC's", Proc. IEEE International Conference On Computer Aided Design (1996).   |    |
|                       | 18           | J.M. COHEN, D.J. GARROD, R.A. RUTENBAR and L.R. CARLEY, "KOAN/ANAGRAM II: New Tools For Device-Level Analog Placement And Routing", IEEE Journal Of Solid-State Circuits, Vol. 26, No. 3, pp. 330-342, (March 1991).  |    |
|                       | 19           | S. MITRA, S.K. NAG, R.A. RUTENBAR and L.R. CARLEY, "System-Level Routing Of Mixed-Signal ASICs IN WREN", Proc. IEEE Conference On Computer Aided Design, pp. 394-399, (November 1992).  |    |
|                       | 20           | S. MITRA, R.A. RUTENBAR, L.R. CARLEY and D. J. ALLSTOT, "Substrate-Aware Mixed-Signal Macro-Cell Placement In WRIGHT", IEEE Journal Of Solid-State Circuits, Vol. 30, No. 3, pp. 269-278, (March 1995).   |    |

| Examiner  | Date       |  |
|-----------|------------|--|
| Signature | Considered |  |

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office. Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450. Alexandria, VA 22313-1450.

<sup>&</sup>lt;sup>1</sup>Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box  $\rightarrow$   $\boxed{+}$ 

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

| Substitut | te for form 1449A/PTO |               |         |                        |                   |
|-----------|-----------------------|---------------|---------|------------------------|-------------------|
| Ē         | 001447101             |               | 20110=  | Complete if Known      |                   |
| THY T     | ORMATION              | N DISCLO      | JSURE   | Application Number     | 10/618,237        |
| STA       | TEMENT E              | BY APPL       | ICANT   | Filing Date            | July 11, 2003     |
| 700 3     | 1                     | J . ,         | .0/(,11 | First Named Inventor   | Gang Zhang et al. |
|           | (use as many sheets   | as necessary) |         | Group Art Unit         | 2825              |
|           |                       |               |         | Examiner Name          | Not Yet Assigned  |
| Short     | 3                     | of            | 3       | Attorney Docket Number | 2879-030687       |
| TRA       |                       |               | 1       |                        |                   |

| _ | HAU  |   |  |                |  |  |  |  |
|---|--|---|--|----------------|--|--|--|--|
|   |  | OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS |  |                |  |  |  |  |
| ļ | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the |   |  |                |  |  |  |  |
|   | Examiner   | Cite  | item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue  | T <sup>2</sup> |  |  |  |  |
|   | Initials*  | No. <sup>1</sup>                                  | number(s), publisher, cite and/or country where published.   |                |  |  |  |  |
| ļ |  | 21  | G. ZHANG, A. DENGI, and L.R. CARLEY, "Automatic Synthesis Of A 2.1GHz SiGe Low Noise Amplifier", IEEE RFIC Symposium, pp. 1-4 (June 2002). |                |  |  |  |  |
| 1 |  |   | Ampliner, teee Krio Symposium, pp. 1-4 (June 2002).  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
| ı |  |   |  |                |  |  |  |  |
| ļ |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
| Ì |  |   |  |                |  |  |  |  |
|   |  |   | )  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
| - |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   | į  |   |  |                |  |  |  |  |
| 1 |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
| I |  |   |  |                |  |  |  |  |
| Į |  |   | <u></u>  |                |  |  |  |  |
| ĺ |  |   |  |                |  |  |  |  |
| ı |  |   | · .  |                |  |  |  |  |
| ١ |  |   |  |                |  |  |  |  |
| ł |  |   |  | -              |  |  |  |  |
| ı |  |   |  |                |  |  |  |  |
| Į |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
| 1 |  |   |  |                |  |  |  |  |
|   |  |   |  |                |  |  |  |  |
| į |  |   | L  |                |  |  |  |  |

Examiner Signature Date Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not

<sup>1</sup>Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer. U.S. Patent and Trademark Office, P.O. Box 1450. Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450. Alexandria, VA 22313-1450.

considered. Include copy of this form with next communication to applicant.

1 Unique citation designation number. 2 See attached Kinds of U.S. Patent Documents. 3 Enter Office that issued the document, by the two-letter